A non-traditional microprogramming language and its development using a compiler-compiler are described.
Introduction
An idea of the synergism that can ITT Defense Communications Division has developed a low-power signal processing computer using bit-slice technology. The low-power constraints of the hardware specifications resulted in a machine architecture programmable at the microinstruction level only. A seemingly conflicting goal of providing a readable programming language to be used by the programming staff was also present. The approach taken in the language implementation effort was to use a compiler-compiler, a tool that takes as its input a BNF-like description of the language and provides as its output parse tables for the language specified. By using such a tool, it was found that it was possible to develop a language that is modularly constructed, easy to maintain, and reasonably high-level. It was also found that well-organized hardware architecture was reflected in the input to the compiler-compiler. Thus, by using modern language development tools and having a clean target machine f o r the language, it was possible to develop a higher-level "more modern" microprogramming language.
Microprogramming Languages
In the past, various constraints have caused conventional microprogramming languages, with the noted exception of those of the Burroughs Corporation [ 7 ] , to look like computer design aids rather than user-oriented algorithmic descriptions of solutions to problems. Consider Although there is a seemingly vertical structure in the statements presented in Figure 2 , the syntax hides the complexity that can be expressed and precisely controlled with the language. The sources and destinations of the signal processor's three internal buses, as well as parallel condition testing and operand dependent operator selection within the arithmetic and logic unit (ALU), can be concisely expressed.
The machine's 16 registers are denoted RO-R15; the memory address and data registers are MAR and IIDR, respectively; memory output gated to the INBUS is MI; the program counter is PC; and branches are accomplished by the keyword BR followed by an ALU condition code in parentheses.
Given these hints, reviewing the program in Figure 2 is instructive because, even without knowledge of the machine architecture (yet to be discussed), the semantics of the program statements are evident from the code. To be specific, the instruction at bcs6, rO = mar = rO + 1, br(u) bcsl0; increments register 0 while assigning that result to both register 0 and the memory address register, while at the same time an unconditional branch to label bcslO is performed. Worth noting is the use of the equal sign for assignment, which seems much clearer than the syntax of a corresponding move instruction. The use of multiple equal signs in the statement is a construct reminiscent of the high- 
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QAll I .CIX - A low electrical power dedicated application signal processor with a fast instruction rate is achieved by eliminating all hardware support for any programming above the microprogramming level. A single level pipeline permits utilization of moderately slow program memory while only requiring programmers to consider branches as being effective at the end of the current instruction based on the results or' the previous (or previously gated) instruction. the OUTBUS, the destinations for the memory or ALU outputs; and the ALU OUTBUS, the link between the ALU and the address or data registers or the output bus. Figure 4 summarizes the object code formats for the signal processor. From these, it is possible to see some of the synergism that developed between the hardware architecture and the syntax of the programming language. During any given machine cycle, a source may be specified to be placed on the INBUS. This may be some literal value from microprogram memory (if this instruction is not a branch), some input device such as an-analog to digital converter, or one of the multiplier output registers. During the same cycle, the output provided by the 2901 ALU can be clocked into one of three places: the memory address register, the memory data register, or connected to the output bus. A l s o , during any cycle, the source on the OUTBUS (either memory or the ALU) can be clocked into an output device, the input registers of the multiplier, the program counter, or the input bus.
Language Design Figure 5 is a BNF-like description of part of the syntax of the microprogramming language, taken from input to the Yacc [ 4 ] compiler-compiler. Yacc generates parsing tables from an LR1 grammar specification [ 2 ] . Words in capital letters represent terminal symbols; those in lower case nonterminal symbols. A lexical analyzer passes tokens to the parser representing the terminal symbols as it recognizes them in the input stream.
the lexical analyzer matches a sequence found in the grammar, control is passed to that point in the grammar where code generation routines (not shown) can be invoked. For example, under "bstat", the If the sequence of tokens passed by register recognized as the third token will be assigned to the "a select'' field of the micro-instruction word. The "b select'' field is open for one other register, which will be recognized in "stat", if it is used.
While the use of a compiler-compiler provides the language designer very good tools for specifying the syntax of a language, no tools for implementing code generation are directly provided. Hence, only a non-code generating syntax checker can be developed quickly, which was in fact the course taken. The syntax checker was used by the programmers on the order of a month after language design commenced; code generation was completed in concert with the hardware development.
The use of the compiler-compiler provided two other benefits which were side effects of the fact that the language was specified by a grammar and the somewhat enhanced parser we were using (courtesy of K. Davis). First, syntax error messages are a list of the tokens recognized as part of an acceptable token sequence, followed. by the offending, unrecognized token in brackets.
Second, for debugging purposes, it is possible to tell the microassembler to list every reduction in the parsing process. This is very useful €or debugging the code generation routines, since it is immediately clear what routines were called to generate code for a particular instruction. Figure 6 shows a slightly edited expansion for the second statement of Figure 2 . The terminal symbols passed to the parser are capitalized or in quotation marks; the reduced nonterminals are in lower case.
Language Description
The grammar fragment presented in Figure 5 defines permissible constructs for one line of microcode. Other parts of the grammar define constructs common to most assembly languages: PSECTS, DSECTS, entry statements, and how the lines of code are glued together. They are not included as they are not considered relevant to the issue of languagelmachine synergism.
"Label stat" is defined in terms of "xstat", which reflects the fact that the status change inhibit bit may be set independently of the rest of the hardware. Hence, one may precede any statement with "INHIBIT". 
R i t c h i e : s t a t e m e n t , a s shown i n t h e expansion o f
The C Programming Language, P r e n t i c e " b s t a t " .
The s e p a r a t e ALUBUS makes t h i s H a l l , Englewood C l i f f s , N . J . 1 9 7 0 . independent assignment p o s s i b l e . This f e a t u r e of t h e hardware caused a f a i r
[ 7 ] R e i g e l , Earl W., U . Faber, and D . A . amount of t r o u b l e i n t h e language d e s i g n .
F i s h e r : "The I n t e r p r e t e r --A Micro-I n t h e r e s t of t h e language, independent programmable Building Block System",
The ampersand was used i n t h e ' ' b s t a t " 7 2 3 . d e f i n i t i o n because a comma t h e r e d i d n o t r e s u l t i n an L R 1 grammar. Yacc provides t o o l s f o r d e a l i n g with ambiguous grammars, b u t t h e i r n a t u r e can b e , i n t h e words of t h e Yacc r e f e r e n c e manual, a "black a r t " [ 5 ] . S i m i l a r l y , i t i s e v ident from t h e grammar fragment f o r " a s t a t " t h a t one may a s s i g n memory t o an outbus d e s t i n a t i o n o r s p e c i f y a branch o r c a l l s t a t e m e n t , b u t n o t b o t h . This r e f l e c t s t h e f a c t t h a t t h e d a t a f i e l d o f t h e microprogram word i s used f o r both t h e s e purposes.
F i n a l l y , " s t a t " r e f l e c t s t h e operat i o n s o f t h e 2 9 0 1 ALU and i t s i n t e r a c t i o n s with t h e devices on t h e OUTBUS and t h e ALU outbus. The expansion of llalu-expll i s r a t h e r lengthy and n o t included t o cons e r v e space. S u f f i c e i t t o say t h a t 'lalu exp" d e f i n e s what can be done w i t h t h e 2 9 0 1 b i t s l i c e s a t t h e i r lowest l e v e l ;
i . e . , up t o two r e g i s t e r s o r t h e d i r e c t d a t a i n p u t may be manipulated a r i t h m e ti c a l l y o r l o g i c a l l y and gated o u t o r back i n t o t h e 2 9 0 1 ( o r both) according t o t h e s p e c i f i c a t i o n s of t h e 2901. Figure 2 shows s e v e r a l p o s s i b i l i t i e s . d a t a t r a n s f e r s a r e s e p a r a t e d by commas.
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